Forum Discussion
Altera_Forum
Honored Contributor
14 years agoSolved - yes it was a bug in my design.
I had a signal contention issue in the FPGA design, and my on board power monitor circuit was resetting the board when the FPGA finished loading, causing it to reboot and reload from NOR flash. Fixed that, and now both JTAG and the PFL work together nicely.