Altera_ForumHonored Contributor12 years agoOutput for only one clock cycle Hi all, I have a counter that counts up every time an input of '1' is seen. At the max count value a flag should output '1' and the count resets. I can achieve this, however the output lasts fo...Show More
Altera_ForumHonored Contributor12 years agoyou are asking your count to stay at 255 once it reaches there and where is the output?
Recent DiscussionsQuartus 20.1std compilation fails for Quartus map - Device 10AS057K2F40I1SGhow to reduce clock skew between synchronous clockjtagserver.exe causing BSOD together with ftdi driverSolvedQuartus - Users getting license Notification with new license appliedQuartus 13.1 including Signal Tap License