SSFyTMTNew Contributor7 years agoOpenCL Host Channel or Host Pipes I attempting to implement a streaming or pseudo streaming interface between the host and device using the Intel A10 GX board, targeting the a10gx_hostch board in the a10_ref BSP supplied by Intel. I...Show More
HRZFrequent Contributor7 years ago@SSFyTMT I see, thank you.@DPrin That information is related to on-cip channels/pipes, not host channels/pipes.
Recent DiscussionsXcelium Simulation using XRUN with Verilog Configurations defining Library Search OrderTypedef inheritance in nested modulesRemote Update IP Support for Generic Serial Flash Interface on Cyclone V?dcfifo problemQuesta License Problem