Forum Discussion
Altera_Forum
Honored Contributor
12 years agoUsually a problem of data and coefficient word widths. If they are not well considered, some result bits might be undriven. 'Z' state can only occur, if you are driving an inout port, respectively a signal vector intentionally initialized to 'Z'.
In simulation, you should be always able to locate the "source" of undriven signals.