Altera_ForumHonored Contributor9 years agoNo exact pin location assignment I have made the following assignment in QSF using the pin assignment editor of Quartus-II. FPGA device is Stratix-V 5SGSMD4H1F35C1 set_location_assignment IOBANK_3A -to sink_N set_location_as...Show More
Altera_ForumHonored Contributor9 years agoevery single data bit has to be be assigned to a specific pin, not just IOBANKS
Recent DiscussionsHow to fix Error(23782): Failed to find an expected reportMailbox Client IP - SEND_CERTIFICATE command through FPGA fabricQuartus Prime license rehosted, unable to runFailed to run ip-setup-simulation:Connection bit order between hierarchy