Need to write timing constraints for PLL generated clocks?

Dear all, I managed to write an SDC file for the external clock with: create_clock -period 40.00 -name {CLK_25MHz} [get_ports {CLK_25MHz}] This clock is the input of a PLL that genera...