I'm considering SRunner tools to edit my .rpd files. However I didn't find any files about this tool. Is there any handbooks of this tool? Or do I need to read the source code of this tool? BTW, is there any tools that have similar function of editiing the .rpd files? Any suggestions can be helpful!

What do you mean by editing .rpd files? The file format is proprietary to Altera, so you do not get to edit anything. You can use Quartus to generate .rpd files, and you can use SRunner to download them. The S in SRunner stands for Serial, since the EPCS and EPCQ are really just re-branded SPI flash devices. You can read any number of SPI flash data sheets to understand the op-code and addressing schemes used by these dvices, eg., Micron data sheets are good. What you do not get to "learn" is what is the format of the .rpd file, eg., how do the bits in the file correspond to programming cells in the FPGA. That is the information Altera does not release. Note: because you mentioned .rpd files, you implied you are interested in using an SPI flash for FPGA configuration. If the SPI flash is larger than the configuration file size (compressed or not), you can use the remaining flash, eg., to store NIOS processor code, or user-defined data. After the FPGA configures from the SPI flash, the SPI interface pins can be configured as user I/O and you can use an SPI master in the FPGA fabric to access the flash. Cheers, Dave

--- Quote Start --- What do you mean by editing .rpd files? The file format is proprietary to Altera, so you do not get to edit anything. You can use Quartus to generate .rpd files, and you can use SRunner to download them. The S in SRunner stands for Serial, since the EPCS and EPCQ are really just re-branded SPI flash devices. You can read any number of SPI flash data sheets to understand the op-code and addressing schemes used by these dvices, eg., Micron data sheets are good. What you do not get to "learn" is what is the format of the .rpd file, eg., how do the bits in the file correspond to programming cells in the FPGA. That is the information Altera does not release. Note: because you mentioned .rpd files, you implied you are interested in using an SPI flash for FPGA configuration. If the SPI flash is larger than the configuration file size (compressed or not), you can use the remaining flash, eg., to store NIOS processor code, or user-defined data. After the FPGA configures from the SPI flash, the SPI interface pins can be configured as user I/O and you can use an SPI master in the FPGA fabric to access the flash. Cheers, Dave --- Quote End --- Thank you very much for replying! Actually I'm doing some research for FPGA chip testing. I need to download the configuration file into the chip and get the inputs of the chip fixed on some specific values.(eg: there are five inputs of a circuit and these inputs are fixed on '10010') So I'm considering to edit the configuration files but I don't know whether I can achieve my purpose using tools provided by Altera. Is there any tool can be helpful? Thanks again!

Thank you very much for replying! Actually I'm doing some research for FPGA chip testing. I need to download the configuration file into the chip and get the inputs of the chip fixed on some specific values.(eg: there are five inputs of a circuit and these inputs are fixed on '10010') So I'm considering to edit the configuration files but I don't know whether I can achieve my purpose using tools provided by Altera. Is there any tool can be helpful? Also, you mentioned the format is proprietary. Can I find it out by searching the patents? Thanks again!

--- Quote Start --- Actually I'm doing some research for FPGA chip testing. I need to download the configuration file into the chip and get the inputs of the chip fixed on some specific values.(eg: there are five inputs of a circuit and these inputs are fixed on '10010') So I'm considering to edit the configuration files but I don't know whether I can achieve my purpose using tools provided by Altera. Is there any tool can be helpful? --- Quote End --- You should be able to use JTAG commands, along with a BSDL file to set bits in I/O cells. File a Service Request with Altera and ask them specifically how you can use JTAG to control the FPGA I/O pins using BIST (built in self test) commands. I've never used this feature before, but others on the list may have. --- Quote Start --- Also, you mentioned the format is proprietary. Can I find it out by searching the patents? --- Quote End --- Maybe. But its not really worth your time, given that the documented JTAG BIST commands and published BSDL files contain the information you need for these specific tests. Cheers, Dave

Thank you for giving me such suggestions! During the last week I've been emailing with an application engineer through a Service Request. But the efficiency was really low and I got noting useful. It seems that the engineer knows nothing about it but fudged my problem. What kind of tool should I use, if I may ask so, to execute the BIST command? Is it integrated in the Quartus Software or not? Or could you please recommend me some people or some people in the forum more reliable than the SR engineer? Really appreciate for your help! Best wishes, Miao

Need some help of SRunner Tools! Need some related files!

22 Replies

Altera_Forum
Honored Contributor
11 years ago
--- Quote Start ---

I've read your document about Virtual JTAG, but I'm not aware of where the SLD suite you mentioned is. I've searched it on my computer and the Altera website. But I haven't find it so that I don't know where to type in the commands in your file, especially the commands in the appendix B.

--- Quote End ---

The SLD Virtual JTAG component is documented in its User Guide:

www.altera.com/literature/ug/ug_virtualjtag.pdf

The SystemConsole commands to access this component are described in the Quartus Handbook.

The JTAG-to-Avalon-MM and JTAG-to-Avalon-ST bridges are described in their respective documents. In Qsys, you can right-click on a component, and then select its documentation link.

Is that what you were asking?

Cheers,
Dave
Altera_Forum
Honored Contributor
11 years ago
Not exactly... I was thinking that I might have to download such tools from somewhere else, but I've found out where they are. Thanks very much anyway.

Best wishes,
Miao

Forum Discussion

Need some help of SRunner Tools! Need some related files!

22 Replies

Recent Discussions

timing violation fix

Quartus Prime Lite 25.1 License Error - "Unable to checkout a license" (SALT_LICENSE_SERVER)

Quartus Prime Pro 26.1 - Where to find Documentation of new Signaltap features

Error (292014): Can't find valid feature line for core SLL_CA_HBC_T001_Hyperbus_Memory_Controller_10

Agilex 5 – Critical HSSI Error in JESD204B Example Design