BAdam1New Contributor6 years agoNativelink fails simulating altera_gpio_lite for MAX10 in Quartus 18.1.1 Lite # vlog -vlog01compat -work work +incdir+C:/src/FPGA_ENG/trunk/Project9_Porter/SUM_FPGA {C:/src/FPGA_ENG/trunk/Project9_Porter/SUM_FPGA/GPIO_bi.vo} # Model Technology ModelSim - Intel FPGA Edition vl...Show More
RichardT_alteraSuper Contributor6 years agoCould you help to share the design so I could troubleshoot the error?
Recent Discussionsagilex7 ram back-annotationFIR IP configured for InterpolationSSLC Login Issue – "You need to enroll" loop after OTP verificationA5EG013BB18A OPN is visible in Quartus but not listed in Program File Generatoraltera scfifo ip with power-up initial value