BAdam1New Contributor6 years agoNativelink fails simulating altera_gpio_lite for MAX10 in Quartus 18.1.1 Lite # vlog -vlog01compat -work work +incdir+C:/src/FPGA_ENG/trunk/Project9_Porter/SUM_FPGA {C:/src/FPGA_ENG/trunk/Project9_Porter/SUM_FPGA/GPIO_bi.vo} # Model Technology ModelSim - Intel FPGA Edition vl...Show More
RichardT_alteraSuper Contributor6 years agoCould you help to share the design so I could troubleshoot the error?
Recent DiscussionsAutomatically added negative node for TDS output doesn't work with Agilex 5Duplicate_hierarchy_depth / duplicate_registerQuartusPro 25.3 Crashed after using the Signal Tap Logic AnalyzerIs Quartus Prime Pro 22.4 Compatible with Stratix 10 NX Series Device 1SN21CEU2F55E2VG?USB-BlasterII mounts as "USB-Blaster variant"