Forum Discussion
OLevy1
Occasional Contributor
7 years agoHi,
Thanks a lot.
As i am looking for optimal performances i will send the PLL output clock and loop it back to CDR refclk.
Oren
Hi,
Thanks a lot.
As i am looking for optimal performances i will send the PLL output clock and loop it back to CDR refclk.
Oren