Forum Discussion
Altera_Forum
Honored Contributor
8 years agoThank you for your help.
Did you means after generate a general ram file called ram.vhd via wizard, and copy the port to the top level module as a component. Then some how map the mif file to the corresponding ram in the top level module?