Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
12 years ago

Multi cycle path trough combinatoric logic circuit

Hi, i have an issue to fully understand and constraint multi cycle path for particular vhdl file. I created pipeline tree adder with enable input. This pipeline tree adder is created using recu...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
12 years ago

Another question - why have you made the design more complex that it needs to be? why not just put

a <= b + c;

in this code, rather than making a signed adder component?