Forum Discussion
Altera_Forum
Honored Contributor
18 years agoThanks Randall. Another thing I read was that I should use a non-gated clock as acquisition clock for best results with Signal Tap. How can I add a non-gated clock to my VHDL code....?
Thanks!