module instantiation

Hey, I am a newbie in verilog and FPGA. I have three modules which I am trying to connect using verilog. The three modules are clock divider, which divides the 50 Mhz clock into 1 hz. Then i ha...