Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
10 years ago

Modelsim won't compiles VHDL -> Unexpected signal: 11

Hi Altera, some Modelsim versions (10.3c and 10.1e) won't completely compile the following VHDL code. library ieee; use ieee.std_logic_1164.all; entity x is generic (signal_count ...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
10 years ago

Again - this is a defect. You need to raise the issue with altera.