modelsim: (vsim-3053) Illegal output or inout port connection

Hi guys, I have an output port (reg) in a module. That module is instantiated in my top level module, with that output signal as wire to a pin on the CPLD. I don't assign anything to thi...