Altera_ForumHonored Contributor11 years agomodelsim vlog error syntax error, unexpected IDENTIFIER, expecting clocking I cannot compile one of my verilog files in modelsim altera edition. I get this error using the global primitive. # ** Error: (390): near "b2v_inst1": syntax error, unexpected IDENTIFIER, expec...Show More
Recent Discussionshow to reduce clock skew between synchronous clockUnable to download QuartusQuartusPro 25.3 Crashed after using the Signal Tap Logic AnalyzerTiming analysis - long combinational pathWarning at Standard 25.1 by Arria 10