Forum Discussion
Altera_Forum
Honored Contributor
15 years agoYour starting the simulation with a running clock. The counter value must be expected to change before you see the initial value at the outputs. Actually, reset is in effect during this period, so the temporary output state is more like a meaningless artefact, I think.