Modelsim is not working with PCIe IP generated VHDL

I encounter problems for Cyclone V development. My design consist of 2 PCIe HIPs and some our logics. I am useing "Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" I simulate ou...