Altera_Forum
Honored Contributor
14 years agomodelsim integer port type representation
hi there
i am a beginner in vhdl and modelsim -altera software i have just a question about modelsim simulation : i have this entity : --------------------------------------------- entity adder is port (a, b : in signed (3 downto 0); c : out integer range -16 to 15); end adder; ---------------------------------------------- architecture myarch of adder is begin c <= conv_integer(a+b); end myarch; ---------------------------------------------- so my question is why on modelsim simulation waves window, when i add the "c" port, it is not in form of bits vector but just a variable ? anyway to see the "c" port in form of vector of bits with the "c" port declaration as integer ? quartus 2 create c[0],c[1],c[2],c[3],c[4] when i go in pin planner and on modelsim i have just "c" and an object called "ww_c" sorry for my english