Forum Discussion
Altera_Forum
Honored Contributor
11 years agoThank you so much Dave!
The modules in the project are all in verilog, and there is no error when loading other modules except for the "System" module. Should I change the System module from .v style port assignment to .sv style? Would it be compatible with others? Thanks Yumeng