Altera_ForumHonored Contributor14 years agoModelSim does not see the wires I draw a simple circuit in which the name on the wire is connecting the two components. Instance inst has output to the wire called w1 And inst2 has an input with a wire, called w1. Next, w...Show More
Altera_ForumHonored Contributor14 years agoIs it true that the schematic can be tested only through the Gate Level Simulation button?
Recent Discussionstiming violation fixQuartus Prime Lite 25.1 License Error - "Unable to checkout a license" (SALT_LICENSE_SERVER)Quartus Prime Pro 26.1 - Where to find Documentation of new Signaltap featuresError (292014): Can't find valid feature line for core SLL_CA_HBC_T001_Hyperbus_Memory_Controller_10Agilex 5 – Critical HSSI Error in JESD204B Example Design