Modelsim ASE issue.

Ive faced difficulty simulating verilog hdl code in ModelSim: ** Error: (vsim-3033) D:/Work/Workspace/Opt_ch/FPGA_conf/fifo.v(74): Instantiation of 'dcfifo' failed. The design unit was not found...