Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
9 years ago

modelsim ase 10.4d/quartus lite 16.0,15.1 on linux source font problem

I can't read vhdl/verilog source because of too small font around 1pt. tools->edit preference->source windows->fixed font or text font size setting change was no effect. This problem is same aft...