Forum Discussion
Altera_Forum
Honored Contributor
14 years agoi agree, the way to do it is a Post-Map simulation. you can configure EDA Netlist Writer to output a post-map netlist. you won't get visibility into the internal signals and it will be slower than a pure RTL simulation, but it will work
in the long term you should port to a newer HDL