Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

Mismatch between Pin Planner Assignment and LED-Display Result

I'm designing circuits on a Cyclone 2 Development Board in Quartus II 9.0 SP2 via block scematics. Recently, I observed a mismatch between my pin planner assignments and the LED-display on the develo...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

I see, that you implemented the design in schematic entry. In this case, the unwanted output and bidir pins should be removed from the top schematic. I don't know, if and how virtual pins can be defined in schematic entry.