Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

Mismatch between Pin Planner Assignment and LED-Display Result

I'm designing circuits on a Cyclone 2 Development Board in Quartus II 9.0 SP2 via block scematics. Recently, I observed a mismatch between my pin planner assignments and the LED-display on the develo...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

It's normal operation.

If there are no pin assignments for the databus, it's most likely present in the design's top entity port and assigned by Quartus automatically. You have to comment the respective port entries to prevent Quartus from assigning pins to them. If the signals are accessed in the design, you can also declare them as virtual.