Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

memory initialisation file

Hi please tell me how to generate memory initialization file for ROM instance in vhdl
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

If you are using the altsyncram component in your VHDL code, the model used in Modelsim can read .mif files too.