Altera_ForumHonored Contributor9 years agoMegaWizard 2x8k Dual Port Memory Try to Convert a Project to Cyclone III but need Help with the Memory Type Orginal Code module vidram( output data_out, // cpu interface input data_in, ...Show More
Altera_ForumHonored Contributor9 years ago --- Quote Start --- will not work --- Quote End --- No, why don't you copy the original port assignment, e.g. disable wren_b?
Recent DiscussionsQuartus 20.1std compilation fails for Quartus map - Device 10AS057K2F40I1SGIs Quartus Prime Pro 22.4 Compatible with Stratix 10 NX Series Device?Timing analysis - long combinational pathQuartusPro 25.3 Crashed after using the Signal Tap Logic AnalyzerDuplicate_hierarchy_depth / duplicate_register