Map multipliers to DSP blocks using Quartus 18.0

The inference engines can be finicky and change from rev to rev. Why not just use:

always @ (posedge clk)
   begin
    dataout <= dataa*datab;
    end

I use the VHDL version and it infers signed * signed and unsigned * unsigned just fine. For signed*unsigned it fails.