Forum Discussion
Altera_Forum
Honored Contributor
15 years agoMaybe it's because Quartus does not support "class".
Take a look at the Quartus manual, there is a subchapter with "Supported System Verilog Features" I'm preety sure that "class" is not synthesizable.