Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
12 years ago

Logic Lock Regions - are they allowed to overspill?

Right, bit of a complicated story - Ill try and keep it short. I have a project where we need to run an overnight 12seed run to hopefully get a single good build (Stratix 4, 70% logic, 90% memo...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
12 years ago

It's probably worth trying to figure out where the registers went. Were they merged with another register? Did Physical Synthesis move them? Assuming the destination register is still there, do a report_timing to the destination register and see what registers now drive it compared to what drove it in the old project.