Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

Logic lock question

Hello,

I use Qartus II web edition where LL is disabled, and sometimes small change in code causes significant change in final implementation results. I'm not familiar with LL, so I have a question - does LL allow to avoid this effect by locking parts of project to fixed logic?

Thanks in advance.

6 Replies

  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor

    that would be more like Incremental Compilation rather than Logic Lock

    there's a newer feature called Rapid Recompile which is supposed to recompile only the logic surrounding your small change, also found in Subscription Edition
  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor

    you might try the 30 day trial of Subscription Edition to see if these features will benefit you

  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor

    Why kind of changes do you mean? are they performance changes?

    If you are having timing problems due to asynchronous elements and latches, the best thing you can do to fix it is to make the design synchronous.
  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor

    good point stepping back and looking at the problem as a whole

    the tools i described are for saving compilation time, not correcting functional changes
  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor

    --- Quote Start ---

    Why kind of changes do you mean? are they performance changes?

    If you are having timing problems due to asynchronous elements and latches, the best thing you can do to fix it is to make the design synchronous.

    --- Quote End ---

    For example I change value of an 8-bytes constant, and at the end I have smaller Fmax and/or more resources used (finally I put it in blockram). Sometimes small change in one part causes timing problems in paths at the other end of project.

    --- Quote Start ---

    there's a newer feature called Rapid Recompile which is supposed to recompile only the logic surrounding your small change, also found in Subscription Edition

    --- Quote End ---

    Thanks, I'll check this out.
  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor

    The problems you are having sounds very much like not having a synchronous design - minor changes can cause the whole thing to fall over, when it was fine before. Logic locking is not going to help you much. The best thing you can do is step back and re-asses the code and make it all synchronous.