Altera_ForumHonored Contributor12 years agolittle code problem in simulation Hello everyone, I have a little code problem that I can't resolve. All the signals are green except the "uit" signal. Can anyone see in the code what the problem is ? Thanks Here ...Show More
Altera_ForumHonored Contributor12 years agoDo you see that output signal syncha is driven anywhere? I don't.
Recent DiscussionsInvalid license key (inconsistent authentication code)Timing analysis - long combinational pathRegarding the issue of UFM not startingstarting to learn FPGAsqsys-generate outputs Info as Error