Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
10 years ago

Large clock skew

Hi, I have a serial signal entering my FPGA. It's generated by a 60MHz clock on another, off-board component. It's latched in by a 240MHz clock in my FPGA, generated by a PLL. However, in Timeq...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
10 years ago

Hi,

did you constrain the input delay in TimeQuest? If so, how? Did TimeQuest throw any warnings? I would generally not trust the TimeQuest report if there are any warnings about ignored (i.e. erroneous) constraints.

Best regards,

GooGooCluster