Forum Discussion
Altera_Forum
Honored Contributor
8 years agorozatib
Verilog specifies that if you are taking a slice, one of the indices must be a constant.rozatib
Verilog specifies that if you are taking a slice, one of the indices must be a constant.