Is there any possible way to detect the accurate clock cycle of memory access or calculation for performing some algorithms in Nios II processor?

Question

anandraj_s_intel · Answer

Hi,The number of instructions which take more than one clock cycle is determined by the complexity of the ALU and its pipelining architecture. Therefore, the minimum and maximum cycles per instruction depend on the core you choose (Nios® II/f, Nios II/s, Nios II/e).For the cycles per instruction, refer to chapter 5, Nios II Core Implementation Details, in the Nios II Processor Reference HandbookAlso, refer An391 fro examples. https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/an/an391.pdfhttp://www.cs.columbia.edu/~sedwards/classes/2007/4840/n2cpu_nii5v1.pdfRegardsAnand

Forum Discussion

Is there any possible way to detect the accurate clock cycle of memory access or calculation for performing some algorithms in Nios II processor?

1 Reply

Recent Discussions

Perpetual license Quartus II doesn't allow to build Cyclone V devices anymore.

Quartus Eda_Writer keeps crashing

Failing IO buffer

Floating point operation on Cyclone 10 GX

Quartus/Signaltap complains about wrong version