Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

Is it possible to make the code faster via pipelining?

Hi there everyone...i'm trying to implement both TEA and XTEA algorithm to make a comparison. I have a complete working vhdl of TEA as following: Library ieee; use ieee.std_logic_1164.all; use ieee....
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

You need a major redesign if you want to achieve high speed.

You have long comb. path e.g. from input to Z to Zeq to Y to Yeq.

Your pipelining is ok but only partial.

The change of function(you call it wrong results) need to be balanced after inserting pipe.

Other notes:

your counter seems unconstrained going up from 0 and up;

your + operator is applied to std_logic_vector (how was it accepted by compiler)