Internal Error: Sub-system: QIS File ....

I was attempting to synthesize a mixed VHDL Verilog design. This design compiles in older quartus versions (12 and 15.1), modelsim, and all xilinx tools, but it will not compile in Quartus Prime Pro ...