Altera_ForumHonored Contributor11 years agoInterfacing verilog with AT command I have to send a message to my mobile phone using FPGA.So I am trying to interface GSM module with FPGA (DE 1) board.But i don't know how to write AT command in verilog code. Thanks in advance...Show More
Recent DiscussionsIs Quartus Prime Pro 22.4 Compatible with Stratix 10 NX Series Device?Timing analysis - long combinational pathQuartusPro 25.3 Crashed after using the Signal Tap Logic AnalyzerDuplicate_hierarchy_depth / duplicate_registerAutomatically added negative node for TDS output doesn't work with Agilex 5