Forum Discussion
Altera_Forum
Honored Contributor
17 years agoEvery Integrated Synthesis tool has limitations compared to the official VHDL and Verilog implementations so typically not every construct is synthesizable by all the tools. This limitation is due to the Quartus II synthesizer, but as you have seen here, there are some workarounds which help you synthesizing the dual-edge logic as well.