Forum Discussion
Altera_Forum
Honored Contributor
17 years agoYes, you are right FvM. What I have done is "Analyze Current File" without compiling and it seemed to have solved the problem.
I tried now to compile and I have received those messages. I am a Verilog user and I am taking the opprtunity to learn some VHDL. :)