Instantiating VHDL entities into a Verilog top level

I would like to instantiate some VHDL entities into A Verilog top level. Any ides on how to do this?