Altera_ForumHonored Contributor11 years agoInput wants to be assigned and constrained as Clock Hi, I'm running mad with this: I've got tree inputs of asynchronous Signals. These Signals are the ABZ-Signals of a device which meassures a movement (I just don't know how it is called in en...Show More
Altera_ForumHonored Contributor11 years agoI assume it must be you are clocking registers on these inputs somewhere after pins.
Recent DiscussionsIs Quartus Prime Pro 22.4 Compatible with Stratix 10 NX Series Device?Timing analysis - long combinational pathQuartusPro 25.3 Crashed after using the Signal Tap Logic AnalyzerDuplicate_hierarchy_depth / duplicate_registerAutomatically added negative node for TDS output doesn't work with Agilex 5