Altera_ForumHonored Contributor12 years agoInput wants to be assigned and constrained as Clock Hi, I'm running mad with this: I've got tree inputs of asynchronous Signals. These Signals are the ABZ-Signals of a device which meassures a movement (I just don't know how it is called in en...Show More
Altera_ForumHonored Contributor12 years agoI assume it must be you are clocking registers on these inputs somewhere after pins.
Recent Discussionsagilex7 ram back-annotationFIR IP configured for InterpolationSSLC Login Issue – "You need to enroll" loop after OTP verificationA5EG013BB18A OPN is visible in Quartus but not listed in Program File Generatoraltera scfifo ip with power-up initial value