Initialize ram block with different filename using generate loop.

I want to generate several instance of ram block and initialize it with different filename in Quartus II (Verilog 2001) It seems that verilog does not support 2D parameter array, and part select o...