Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
12 years ago

Initialize ram block with different filename using generate loop.

I want to generate several instance of ram block and initialize it with different filename in Quartus II (Verilog 2001) It seems that verilog does not support 2D parameter array, and part select o...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
12 years ago

$sformatf will work as a constant function as long all of its arguments are constants in Modelsim.

The alternative is to have the generate loop block of code execute the code that does the initialization, then it doesn't need to be a constant. 

genvar I;
for (I=0;i<NUM;i++) begin : block
  RAM inst(...);
  initial $readmemh($sformatf("file%2d.dat",I),inst.mem_inst);
end : block