Increasing fmax performance.

Hello. I have two subdesigns in my project working at 50MHz and 143MHz respectively. They both share sdram working at 143MHz so the design is something like subsys1->pipeline bridge->clock crossin...