Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
11 years ago

In verilog when the default case in a case statement is ignored by synthesis

I recently discovered that unless you specifically use the global assignment SAFE_STATE_MACHINE ON, the default case where the case statement is part of a state machine will be ignored. IE, not synth...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
11 years ago

The default state encoding for state machines is 1 hot. This means with each state being a single bit, anything that is enabled by that state is simply connected to the single bit, hence the default case has no use.