Forum Discussion
Altera_Forum
Honored Contributor
12 years agoWell, for a start, you cannot use wait statements in a process with a sensitivity list. This is a vhdl restriction, not a quartus one.
secondly, wait statements are not synthesisable. What circuit do you expect from a wait statement. You're going to need some form of counter (and as a hint, it will not involve a loop).