Forum Discussion
Altera_Forum
Honored Contributor
14 years agoyou cant compile it directly into a port map.
data<= data_o when (enable_condition) else (others=>'z') data would the the top level I/O, with data_o being a temporary signal inside the architecture.