Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

'Illegal directional connection'error in Quartus 8.0

Hi all. Recently I compile a project in Quartus 8.0, it comes out the errors: Error: Illegal directional connection from the node "WPI_MODEL:inst|AnalogFault:I52|data_out[2]" to the pin "XD[...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

Besides I am not familiar with VHDL, so I'm not sure

port map(

data<= data_o when (enable_condition) else (others=>'z')

)

can be complied without errors or warnings.

Thank you very much!